NOTE! This site uses cookies and similar technologies.

If you not change browser settings, you agree to it. Learn more

I understand

News (56)

Partner Polito presents the paper SIFI a reliability evaluation framework for soft-errors built on top of Multi2Sim at 23rd IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS’17)

Partner Polito presents the paper RT Level vs. Microarchitecture Level Reliability Assessment: Case Study on ARM Cortex-A9 CPU at the 47th IEEE/IFIP International Conference on Dependable Systems and Networks (DSN 2017)

Partner UPC presents the paper MeRLiN: Exploiting Dynamic Instruction Behavior for Fast and Accurate Microarchitecture Level Reliability Assessment at the the 44th Annual International Symposium on Computer Architecture (ISCA '17)

Friday, 28 April 2017 11:49

CLERECO on the HiPEAC magazine

Dear all HiPEACinfo vol. 50 is now available for download from the HiPEAC website ( It contains an nice overview of the Clereco results. If you have a LinkedIn account, please consider posting about your article and sharing the link to the magazine via LinkedIn.

Partner Polito presents the poster Microarchitecture Level Reliability Comparison of Modern GPU Designs: First Findings at the 2017 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS'17)

Partner UoA presents the paper Performance-Aware Reliability Assessment of Heterogeneous Chips at 35th IEEE VLSI Test Symposium 2017 (VTS17)

Thursday, 22 December 2016 13:37

Clereco FP7 Collaboration project conclusion

Torino, December, 2016. The research program of the joint FP7 Collaboration Project CLERECO (Grant No. 611404) aiming to investigate new design methods for early reliability evaluation of digital systems in the forthcoming computing continuum is now successfully concluded.

Tuesday, 15 November 2016 11:46

Special Session @ DCIS 2016, Granada, Spain

Partners POLITO, UPC, UoA and CRNS are going to present innovative results and tools of the CLERECO project at the XXXI edition of the Design of Circuits and Integrated Systems Conference, DCIS 2016, held in Granada, Spain from 23rd to 25th November 2016.

Partner POLITO presents the paper Cross-Layer System Reliability Assessment Against Hardware Faults at International Test Conference, ITC 2016 in Fort Worth Texas, TX.

Wednesday, 21 September 2016 11:44

Project presentation @ PATMOS 2016 in Bremen

Partner POLITO presented the project at the special session organized during the PATMOS 2016 26th International Workshop on Power and Timing Modeling, Optimization and Simulation 2016, Bremen, Germani 21-23 September 2016.

Partner POLITO presented the project at the EU Project Day organized during the HiPEAC Conference 2016, Prague, 18-20 January 2016.

Wednesday, 02 March 2016 13:53

Paper presentation @ ISPASS 2016

Partner UOA will present two papers at 2016 IEEE International Symposium on Performance Analysis of Systems and Software April 17-19, 2016, Uppsala, Sweden on “Anatomy of Microarchitecture-Level Reliability Assessment: Throughput and Accuracy” and “GUFI: a Framework for GPUs Reliability Assessment”.

Wednesday, 02 September 2015 14:53

Paper presentation @ DFTS 2015

Partner UoA will present a paper at IEEE Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS) 2015 on “Accelerated Microarchitectural Fault Injection-Based Reliability Assessment”.

Friday, 17 July 2015 11:00

Paper presentation @ IISWC 2015

Partner UoA will present a paper at IEEE International Symposium on Workload Characterization (IISWC) 2015 on "Differential Fault Injection on Microarchitectural Simulators".

Partner POLITO will present a paper at the 2nd Workshop On Approximate Computing (WAPCO 2016) held in conjunction with HiPEAC 2016, Prague, 18-20 January 2016, on “Early Component-Based System Reliability Analysis for Approximate Computing Systems”.

Tuesday, 07 July 2015 00:00

Paper presentation @ IOLTS 2015

Partner POLITO presents a paper at IOLTS 2015 on Bayesian Network Early Reliability Evaluation Analysis for both permanent and transient faults.

CLERECO in collaboration with EU projects BASTION and ELESIS organizes the 1st International Workshop on Reliability and Aging in Forthcoming Electronic Systems on  May 28-29, 2015 in Cluj-Napoca Romania.

Some pictures collected during CLERECO presentations ETS 2015 in Cluj-Napoca, RO.

Monday, 25 May 2015 00:00

Poster presentation @ ETS 2015

On May 25th, Alessantro Vallero from POLITO presents a poster on A Bayesian model for system level reliability estimation @ IEEE European Test Symposium 2015 in Cluj-Napoca at the IEEE European Test Symposium 2015 in Cluj-Napoca 2015.

Prof. S. Di Carlo (POLITO) and Prof. D. Gizopoulos (UoA) illustrate CLERECO's objectives during the HiPEAC Computing System Week in a special session organized withFP7 projects HARPA, CLERECO and EXCESS.

Page 1 of 2