The CLERECO contribution within this paper is a model for the predictiuon of flash memory error rate taking into account bouth program errors due to memory aging and retention errors due to charge loss in the floating gate transistors..
For more information on the paper, follow this link.
