



An FP7 EU funded research project launched to investigate methodologies for early reliability evaluation for digital systems in the forthcoming computing Continuum

## About the project


Reliability of electronic systems is a key challenge for the whole information and communication technology and must be guaranteed without penalizing or slowing down the characteristics of the final products.

CLERECO research project recognizes early accurate reliability evaluation as one of the most important and challenging tasks toward this goal.




## CLERECO design methodology

- a** = HW & SW "known" Information Passed to CLERECO Framework from Phase k to Phase k+1
- b** = CLERECO Framework Reliability Estimation for Phase k
- c** = CLERECO "Hints" to Design Team for Phase k + 1




## Expected results



Different points correspond to different segments of computing systems market. Percentage improvements will vary depending on each market's primary optimization points.

## Goals

- ✓ Analyze the reliability of the different hardware and software components at different levels of detail (depending on the design phase).
- ✓ Design a flexible, fast, and accurate reliability evaluation framework for the computing continuum
- ✓ Comprehensively support the reliability decision-making process in computing systems with a reliability evaluation framework (methodology and tools) that leads to just the right reliability for the system.
- ✓ Validate and evaluate in detail the effectiveness of the CLERECO framework in real-world systems provided by the industrial partners of the consortium.



## Partners



**Politecnico di Torino (Italy) (Coordinator)**

Dr. Stefano Di Carlo ([stefano.dicarlo@polito.it](mailto:stefano.dicarlo@polito.it))



**University of Athens (Greece)**

Prof. Dimitris Gizopoulos ([dgizop@di.uoa.gr](mailto:dgizop@di.uoa.gr))



**CNRS - Laboratoire d'Informatique, de Robotique et de Microélectronique de Montpellier (France)**

Dr. Giorgio Di Natale ([giorgio.dinatale@lirmm.fr](mailto:giorgio.dinatale@lirmm.fr))



**Intel (Spain)**

Prof. Antonio Gonzalez ([antonio.gonzalez@intel.com](mailto:antonio.gonzalez@intel.com))



**Thales (France)**

Dr. Arnaud Grasset ([arnaud.grasset@thalesgroup.com](mailto:arnaud.grasset@thalesgroup.com))



**Yogitech s.p.a. (Italy)**

Dr. Riccardo Mariani ([riccardo.mariani@yogitech.com](mailto:riccardo.mariani@yogitech.com))



**ABB (Norway)**

Dr. Frank Reichenbach ([frank.reichenbach@no.abb.com](mailto:frank.reichenbach@no.abb.com))

**Contact:** Stefano Di Carlo

**Web:** <http://www.clereco.eu>

**Email:** [stefano.dicarlo@polito.it](mailto:stefano.dicarlo@polito.it)



CLERECOeu