




STT-MRAM Reliability Estimation at Block-level Granularity

S. Di Carlo, M. Indaco, P. Prinetto, E. I. Vātājelu

Politecnico di Torino (Italy)

R. Rodrigues-Montañés, J. Figueras

Universitat Politècnica de Catalunya (Spain)





Motivation

Memories Today

	SRAM	DRAM	NOR-Flash	NAND-Flash
Cell Size	120F²	4-6F ²	10 F ²	4-5 F ²
Read Latency	<1ns	20ns	5,000ns	25,000ns
Write Latency	<1ns	20ns	1,000,000ns	200,000ns
Static power	YES	YES	NO	NO
Endurance	>10¹⁵	>10¹⁵	10⁴	10⁴
Non-volatility	NO	NO	YES	YES

Motivation



SRAM Memories



SNM – Static Noise Margin

Motivation & Goal



DRAM Memories




- Very high-k materials (k = the dielectric constant)
- Very tall structures

Motivation & Goal

Flash Memories



MLC




Outline

- **Spin Transfer Torque (STT) MRAM**
 - Operation Mode
 - Electrical Model
 - Reliability Issues
- STT-MRAM Block Reliability Estimation
 - Methodology
 - Simulation Results
- Discussions
- Conclusions

STT-MRAM

Operation Principle




The orientation of the free layer:




- determines the *resistance* of the material
- can be changed by injecting *current*.

STT-MRAM

Electrical Model




FL – Ferromagnetic Layer



[M. Hosomi, IDEM, 2005]

STT-MRAM



Reliability Issues



- **Tunneling oxide thickness and cross-section area**
- **Free layer thickness**



STT-MRAM

Cell Reliability Evaluation




STT-MRAM

Cell Reliability Evaluation




STT-MRAM

Cell Reliability Evaluation



STT-MRAM

Cell Reliability Evaluation



Outline

- Spin Transfer Torque (STT) MRAM
 - Operation Mode
 - Electrical Model
 - Reliability Issues
- STT-MRAM Block Reliability Estimation
 - Methodology
 - Simulation Results
- Discussions
- Conclusions

Block Reliability Estimation

Methodology

- Assumptions:
 - Stress lifetime (n_{BC}) measured in block cycles
 - Block usage is stationary
 - Assume known activity spread throughout the block
 - The access rate (γ_i) of each word (w_i) with $i=1:B$ is a fraction of the block cycle.

$$R_{block}(n_{BC}) = \prod_{i=1}^B [R_{cell}(\gamma_i \cdot n_{BC})]^N$$

$[R_{cell}(\gamma_i \cdot n_{BC})]^N$ is the reliability of word w_i after n_{BC} block cycles

Block Reliability Estimation

Methodology – Extreme Cases


- **Maximum Localized Access (worst case)**
 - All access operations on the same word
- **Minimum Localized Access (best case)**
 - All words are equally accessed

$$R_{block}(n_{BC}) = [R_{cell}(\gamma_1 \cdot n_{BC})]^N \cdot \prod_{j=2}^B [R_{cell}(\gamma_j \cdot n_{BC})]^N$$

$$R_{block}(n_{BC}) = \left[R_{cell}\left(\frac{1}{B} \cdot n_{BC}\right) \right]^{B \cdot N}$$


Block Reliability Estimation

Simulation Results




Block Reliability Estimation

Simulation Results



Block Reliability Estimation


Simulation Results




Outline

- Spin Transfer Torque (STT) MRAM
 - Operation Mode
 - Electrical Model
 - Reliability Issues
- STT-MRAM Block Reliability Estimation
 - Methodology
 - Simulation Results
- Discussions
- Conclusions

Discussions on ECCs



Discussions on ECCs



Outline

- Spin Transfer Torque (STT) MRAM
 - Operation Mode
 - Electrical Model
 - Reliability Issues
- STT-MRAM Block Reliability Estimation
 - Methodology
 - Simulation Results
- Discussions
- Conclusions

Conclusions

- Carefully controlling the access rate of a memory word, the lifespan of the entire memory block can be substantially increased.
- Large block size means longer lifespan, but less reliable device

Conclusions

- **Methodology for STT-MRAM reliability prediction at block level**
 - general: applicable to a range of memory topologies
 - fast: variability induced degradation is evaluated with reduced number of simulations
 - comprehensive: allows for fresh and aged cell/ block reliability estimation with different usage scenarios



STT-MRAM Reliability Estimation at Block-level Granularity

S. Di Carlo, M. Indaco, P. Prinetto, E. I. Vātājelu

Politecnico di Torino (Italy)

R. Rodrigues-Montañés, J. Figueras

Universitat Politècnica de Catalunya (Spain)

