Soft Error Rate Technology Analyzer

SERTA

Product Overview

SERTA (SER Technology Analyzer) allows for a fast characterization of raw failure rates of current and future technologies for a variety of components such as memories (i.e. SRAMs) and the most common logic gates (i.e. NAND, NOR, NOT). It also provide a sensitivity analysis to operating conditions such as temperature, voltage and location.

Supported Architectures

- Any technology based on SPICE description
- Extensions & Tools
 - Compliant with the Hazucha 🗸 and Svensson model
 - Fully parametrized analysis. Measurements
 - Full Technology fair comparison available

Logic Gates

Target Components

Memories

Supported Fault Models


Soft Errors

SER value across several environmental conditions

Extra Features


too"

The tool also allows to perform a fair comparison of these technologies and components using the same methodology to compute their SER.




Universitat Politècnica de Catalunya, Dep. of Computer Architecture

Campus Nord UPC, Cr. Jordi Girona 1-3, 08034 Barcelona (ES)



Contact Us





March 2016

- ARCO Research Group (UPC)

reliability is not only

about the present, it

is about the **future**

FP7-CLERECO Grant Agreement FP7-611404

