

2016 Conference HPEAC

January 18-20, 2016, Prague, Czech Republic


••• ••• ••• UPC



Error management at different design


Reliability engineers and system architects are required to fulfill demanding safety requirements to budget and to allocate reliability targets per system component while depending on incomplete or missing reliability data

THALES VOGITECH



Can tools to evaluate reliability early in the design help designing more efficient systems?

System Reliability Analyzer



Component-Based Bayesian Network (BN) reliability model

- Nodes represent HW/SW system's components.
- Edges represent error masking/propagation paths within the system
- Masking probability computed through our library of dedicated tools


Reasoning:

Technology/Environment Analyzer

SEVENTH FRAMEWORK

PROGRAMME

Soft-errors characterization tool suite for different technologies and basic building blocks




Hardware Vulnerability Analysis

Tool suite to characterize hardware vulnerability to faults for different categories of components

- Transient, intermittent and permanent faults, targeting one or multi •
- **Diagnostic** from symptoms (i.e., system failures) we update our belief about causes of failures.
- **Predictive** from causes (i.e., raw technology failure rates) we obtain new beliefs about their effects (i.e., system failures).

<u>Some results:</u>




FIT estimation for a x86 based system running 10 software benchmarks: (1) FIT_{BN} computed with the CLERECO model, (2) FIT_{FBN} computed with the CLERECO model using average masking probabilities, (3) FIT_{FI} computed using full fault injection campaigns

- 5.00E-002
- Comparison with AVF computed


- bits at one or more components.
- Analysis based on:
 - Analytical models
 - Statistical fault injection based on architectural models

lk e:	<u>CPUs</u> x86-64 OO model (general x86, x86-64 ISA support) ARM OOO A9/A15 models (general ARM ISA support)	GPUs NVIDIA G80, GT200 and Fermi, AMD Southern Island, Evergreen		<u>Memories</u> SRAM, DRAM, SSD (NAND Flash, STT MRAM)	
	<u>Custom cores and p</u>	<u>eripherals</u>	<u>Interconnections</u> AMBA, PCI Express, NoCs		
	 Virtual ISA-based Fault Inj Virtual ISA: LLVM (A uses virtualization to page) 	<u>t Injection</u> (A framewor	k that	ty Analyzer Software Faulty Behaviors	
	analysis of softwa		-	Software System	





through ACE analysis for the string search benchmark computed with technology: FIT_{BN} computed with the CLERECO model, FIT_{FI} computed using full fault injection campaigns, FIT_{ACE} computed using ACE analysis with literature data



Simulation time comparison in hours of simulation: **BN: CLERECO Bayesian Reliability** Analyzer FI: full micro architectural level fault injection campaign.

Fault models: Software Fault Model lacksquare(Effect of soft errors on the virtual ISA)

Fault Model	Description
Wrong Data in an Operand	An operand of the VISA instruction changes its value
Not accessible Operand	An Operand of the VISA instruction cannot change its value
Instruction Replacement	An instruction is used in place of another
Control Flow Error	The Control Flow is not respected

Contact: Stefano Di Carlo Web: http://www.clereco.eu Email: stefano.dicarlo@polito.it



Hardware Layer