Di Carlo, S.; Prinetto, P.; Rolfo, D.; Trotta, P., in Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2014 IEEE International Symposium on , vol., no., pp.159,164, 1-3 Oct. 2014
Di Carlo, S.; Indaco, M.; Prinetto, P.; Vatajelu, E.I.; Rodriguez-Montanes, R.; Figueras, J., in Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), 2014 IEEE International Symposium on , vol., no., pp.75,80, 1-3 Oct. 2014
Di Carlo, S.; Galfano, S.; Indaco, M.; Prinetto, P.; Bertozzi, D.; Olivo, P.; Zambelli, C., in ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2014, Vol. 11, No. 3, Art. 26, pp. 26:1-26:25, Ago 2014
Foutris, N.; Gizopoulos, D.; Chatzidimitriou, A.; Kalamatianos, J.; Sridharan, V., in Proceedings of the 10th IEEE Workshop on Silicon Errors in Logic – System Effects(SELSE 2014), Stanford, CA, USA, April 1-2, 2014.
Zuolo, L.; Zambelli, C.; Micheloni, R.; Galfano, S.; Indaco, M.; Di Carlo, S.; Prinetto, P.; Olivo, P.; Bertozzi, D., in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, pp.1,6, 24-28 March 2014